" sequential computers are approaching a fundamental physical
limit on their potential power. Such a limit is the speed of light "
![]()

  | 
    
  | 
    
The IMS B409 implements the timing generation and display driver parts of a medium to high performance graphics system. It consists of three pixel channels and a programmable video timing generator (VTG), controlled by an IMS T222. Each pixel channel consists of a 4-1 byte multiplexer and an IMS G176 color look-up table (CLUT). Input to each pixel channel is by a separate pixel bus input and each channel generates a set of RGB outputs. The IMS B409 supports both interlaced and non-interlaced displays of arbitrary resolution to a maximum date rate of 64MHz. The IMS B409 may be used in conjunction with up to 12 IMS B408s.
  | 
    
This page is copyright ©1989, INMOS Ltd.