

**M U L T I C L U S T E R    S e r i e s**

**Hardware Documetation  
&  
Software Documentation**

**Copyright:    PARSYTEC    GmbH**

**M S C**

**Author:**

**Mass Storage Controler**

**Winfried Mularski**

**Busless Transputer    Module  
with SCSI and floppy interface**

**Technical Documentation**

**Version 1.3 ,    May 1989**

PART III	Installation	75
1.	Hardware Installation	75
1.1	PC users	75
1.2	Using the MULTICLUSTER backplane	76
1.3	Software installation	78

PART I	Hardware	1
1.	Block Diagram and General Description	1
1.1	Introduction	1
1.2	Processor	3
1.3	Clock	3
1.4	Links	3
1.5	Memory	4
1.6	SCSI/Floppy Controller	4
1.7	Booting	4
2.	The SCSI Section	5
2.1	The SCSI Controller	5
2.2	The SCSI Interface	5
2.3	The speed of the SCSI Interface	7
3.	The Floppy Section	9
3.1	The Floppy Controller	9
3.2	The Floppy Interface	9
4.	Transputer to Controllers Interface	10
4.1	The BigLatch	10
4.2	The data transfer controller	13
5.	Programming the MSC Board	14
5.1	Overview of the OCCAM Address Space	14
5.2	Software Addresses of the Links	24
5.3	Events	25
5.4	Error and Analyse	25
6.	Hardware Details	27
6.1	Reset signals	27
6.2	Jumper Allocation	29
6.3	Pin-out of 96-way DIN connector	33
6.4	Pin-out of 34-way floppy connector	34
6.5	Pin-out of 64-way Extension Connector	35
6.6	The LEDs	36
6.7	Technical Data	36
6.8	Wiring diagram	36

PART II	Software	47
7.	Introduction	47
8.	The msc.driver software package	48
8.1	Interfaces of msc.driver	49
8.2	View of the devices	50
8.3	The class concept	51
8.4	The device type concept	51
8.5	The device number concept	52
8.6	The medium concept	52
8.7	The medium type concept	52
8.8	The logical block concept	53
8.9	The buffer concept	54
8.10	The internal protocol	55
8.11	Error handling	55
9.	msc.driver commands	57
9.1	The communication procedures	57
9.2	Parameters of the interface procedures	58
9.3	The clear() - procedure	60
9.4	The init() - procedure	60
9.5	The load() - procedure	61
9.6	The unload() - procedure	62
9.7	The read() - procedure	62
9.8	The write() - procedure	62
9.9	The w.format() - procedure	63
9.10	The f.format() - procedure	63
9.11	The s.format() - procedure	64
9.12	The verify() - procedure	64
9.13	The msc.driver.finish() - procedure	64
9.14	The nop() - procedure	64
9.15	The w.mode.sense() - procedure	65
9.16	The w.mode.select.sector.l() - proc.	65
9.17	The w.mode.select.parity() - proc.	65
9.18	The get.protocol() - procedure	66
9.19	The get.params() - procedure	66
9.20	The start.stop.unit() - procedure	67
9.21	The send.command() - procedure	67
9.22	The reassign.blocks() - procedure	67
9.23	The reserve() - procedure	67
9.24	The release() - procedure	68
9.25	Time relationship of commands	68
10.	The communication protocol	69
10.1	Channel types	69
10.2	The phases of communication	70
10.3	The result structure	72
10.4	The msc.driver library	73
10.5	Action Numbers	74

## PART I Hardware

### 1. Block Diagram and General Description

#### 1.1 Introduction

The MSC board is part of the MULTICLUSTER and SUPERCLUSTER series. The MSC board serves as a mass storage controller, which interfaces via SCSI bus and floppy bus to SCSI and floppy disk drive devices. It can operate as a host or as a fileserver/mass storage subsystem in a transputer network.

Multiple MSC boards can be used to drastically increase the I/O bandwidth of a transputer network. This is achieved by connecting to every MSC its own mass storage devices (mainly winchesters). A MSC can do SCSI bus transfers in parallel with link data transfers over all 4 links without significant performance degradation.


The big memory size of 4 MByte enables implementation of sophisticated buffer algorithms.

The MEGAFRAME modular concept also supports fail save systems: For example two or more MSC's, each with its own winchester of the same type, perform in parallel read and write operations with the same data (n-fold redundancy).

Furtheron in case of a program crash the MSC board can be reset by sending to it a link reset signal over any of the 4 MEGAFRAME links.

#### Features:

- 32 bit Transputer T800 (opt. T414)
- 4 MByte memory with parity checking (16 MByte, when 4 MBit DRAMs are available)
- 4 RS-422 driven MULTICLUSTER links
- directly interfaces to SCSI bus (ANSI SCSI X3T9.2)
- directly interfaces to floppy bus
- average asynchronous SCSI transfer rate: 1.1 MByte/s
- average synchronous SCSI transfer rate: 1.8 MByte/s
- bidirectional data transfer over all 4 links in parallel with SCSI bus data transfer
- additional onboard 64 pin connector with transputer interface for extension boards
- software package available with complete set of medium level communication procedures (clear, load, unload, read, write etc.); dynamical multisector blocks
- 5 Volt only, low power
- small board size: extended euro card



PARSYTEC GmbH	
Size	Document Number
A	MSC schematic
Date:	February 19, 1988
Sheet	1.1
REV	1.1

## 1.2 Processor

The MSC board runs with a T800 or T414 Transputer. The T800 is a 32 bit processor with 4 K bytes of on-chip static RAM. It runs at 20 MHz to perform an instruction throughput of 10 MIPS. Four high speed serial links (10 or 20 Mbit/sec) support the communication with other transputers in a network.

Furthermore the T800 has a floating point unit on chip to perform 1.5 MFLOPS/sec.

## 1.3 Clock

All transputers derive their processor clock from an internal oscillator, which is synchronized by an internal PLL to an external 5 MHz oscillator. The transputer clock speed is defined by jumpers. See Jumper Allocation.

## 1.4 Links

The four bidirectional serial links of the transputer operate independently of the processing element when transferring data from or to memory by using fast DMA. So the use of the links does only lightly degrade processor performance. The links have a default speed of 10 Mbit/sec and can also operate at 5 and 20 Mbit/sec. The link speeds can be selected by jumpers.

The MSC board has four MULTICLUSTER links. A MULTICLUSTER link consists of four signals: Two signals transfer the serial link data, one for both directions, and two reset signals, also one for both directions. Using these reset signals the transputer can generate a reset for any of its four neighbour transputers. Further on such a link reset does not effect a normal transputer reset but a so called Analyse/Reset. The Analyse/Reset preserves the internal status of the resetted transputer section. This internal status can be analysed by a user written procedure, which must be downloaded into the transputer (see "Error and Analyse").

Link and link reset signals, which leave the board, are driven by RS422 drivers. Link and link reset signals which enter the board are conditioned by RS-422 receivers. This provides a considerably higher noise immunity and longer distances for data transmission (up to 10 meters at 20 MBits/sec, up to 30 meters at 10 or 5 MBits/sec)).

### 1.5 Memory

The memory is organized as 1M x 32 bit, i.e. 4 MByte, and consists of dynamic RAM's. The 4 bytes in the 32 bit word are parity checked by additional 1M x 4 bit memory. The MSC board can be populated with 16 MByte memory when the next generation dynamic RAM's (4 Mbit DRAMs) are available.

### 1.6 SCSI/Floppy Controller

The WD33C93 SCSI Controller provides the interface to the SCSI Bus. To speed up SCSI data transfer a multiplexer-buffer-latch, called **BigLatch** (see "The BigLatch"), connects the 8 bit controller data bus to the 32 bit transputer data bus.

The WD37C65 Floppy Controller interfaces to the floppy bus. Both controllers and the BigLatch are under control of the Data Transfer Controller DTC.

### 1.7 Booting

After a transputer reset there are two ways to boot the transputer. They are selected by a jumper. The first is that the transputer executes the boot code of an EPROM, which resides on an optional extension board. In this case physical memory location #7FFFFFFE is interpreted as an instruction and executed. The second way is to load the boot code over a transputer link: The first incoming data from one of the links will be interpreted as boot code.



## 2. The SCSI Section

### 2.1 The SCSI Controller

The MSC board contains the WD33C93 SCSI-bus interface controller from Western Digital Corp.. The internal registers are accessible by the transputer (see "Overview of the OCCAM Adress Space").

The controller works in non multiplexed bus mode. That means, to access an internal register of the controller the transputer must first write the address of the desired register into the controller's address register and then access the register.

There are three ways for the transputer to notice an interrupt of the SCSI Controller.

- The interrupt bit of the Auxiliary Status Register of the SCSI Controller can be polled.
- The interrupt line can be polled (see "BigLatch Status Register")
- The interrupt line can activate the EVENTREQ input of the transputer (see "Events" and "Jumper J9").


The reset input is activated at power on, external reset (see "Reset Signals") or by clearing the flip flop PRES (see "Flip flop PRES").

The DBA mode (Direct Buffer Access) of the WD33C93 is implemented, because it delivers the maximum SCSI performance. In this mode the controller actively performs read/write cycles during SCSI data phases.

### 2.2 The SCSI Interface

The WD33C93 SCSI controller is fully compatible with ANSI SCSI X3T9.2 specifications. The MSC board achieves an average data transfer rate of 1.1 MByte/sec (asynchronous) and 1.8 MByte/sec (synchronous). The chip includes 48 mA drivers for direct connection to the single ended SCSI bus, therefore the SCSI bus can be up to 6 meters in length.

All SCSI signals are terminated with 220/330 ohm on board. The SCSI RST signal is connected to the 96 pin bus connector and cannot be activated by the transputer.



PARSYTEC GmbH  
 Juellischer Str. 338  
 D - 5100 Aachen

Size Document Number	A	REV
MSC Board Layout		1.1
Date: February 10, 1988	Sheet	7 of 8

### 2.3 The speed of the SCSI Interface


The MSC achieves a peak rate of 3.0 - 3.5 MBytes/sec in asynchronous mode. This high data rate can not be sustained by most winchesters, so the limiting factor in SCSI bandwidth is nearly always the winchester.

See sheet "MSC SCSI & Link transfer rate". Due to overhead of the SCSI protocol and internal operation in the winchester, the continuous data rate will be lower than 3.0 MBytes/Sec.


## MSC SCSI and Link Transfer Rate

(All values measured with stretched WREN IV)

- SCSI transfer, process switching and all 4 links (8 DMA engines) can operate in parallel.
- SCSI peak transfer rate is 3.5 MByte/sec during a sector transfer. (Independent of number of running links)
- Average transfer rate during long transfers is more than 1 MByte /sec.



- Test environment:



- Link transfer rate during SCSI sector transfer:  
(during SCSI pause the links can reach their maximum speed.)

T8: 1.1 MByte/sec on any link,  
even if all 6 DMA engines are running.

T4: 570 KByte/sec on any link,  
even if all 6 DMA engines are running.

### 3. The Floppy Section

#### 3.1 The Floppy Controller

The MSC board contains the WD37C65 Floppy Disk Subsystem Controller from Western Digital Corporation. The features are: IBM PC/AT compatible format, dual speed spindle drive support, direct floppy disk drive interface, drives up to 4 floppy or micro floppy disk drives, data rates of 125, 250, 300, and 500 kbit/sec. Input XT1 (26) is driven by a 16 MHz clock.

The internal registers are accessible by the transputer (see "Overview of the OCCAM Address Space").

At the end of a multisector data transfer the Terminal Count input of the floppy controller must be activated to signal the transfer of the last data byte to the controller. See "Flip flop Read" in "Overview of the OCCAM address space".

Floppy data transfers are intended to be done without DMA but by polling. So this flip flop combination was used for this special purpose.

There are three ways for the transputer to notice an interrupt of the floppy controller.

- Reading the Status Register of the floppy controller.
- The interrupt line can be polled (see "BigLatch Status Register")
- The interrupt line can activate the EVENTREQ input of the transputer (see "Events" and "Jumper J9").

The reset input is activated at power on, external reset (see "Reset Signals") or by clearing the flip flop PRES (see "Flip flop PRES").

#### 3.2 The Floppy Interface

Outgoing signals are open collector. Incoming signals have pull up resistors of 1 k ohm. See "Pin out of 34-way Floppy Connector".

The msc.driver software package uses the WD37C65 in IBM-AT mode. This means, Motor Select 1 and Drive Select 1 are both active during accesses to Floppy Drive 1. Floppy Drive 2 is accessed, when Motor Select 2 and Drive Select 2 are both active. The floppy drive 1 must be connected at the end of the 34-wire floppy cable. The wires 10 - 16 comprise a subcable, which must be twisted half a turn before connecting to drive 1. See wiring diagram of "MSC Backplane".

## 4. Transputer to Controllers Interface

### 4.1 The BigLatch

The BigLatch is a multifunctional symmetrical bidirectional driver/latch, which connects an 8 bit bus with a 32 bit bus. Its purpose is to buffer data during SCSI data transfers. The bitwise incoming high speed SCSI data is assembled in the BigLatch to produce a stream of 32 bit words at lower speed for the transputer and vice versa.

For convenience lets call the two busses the P (peripheral) data bus and the T (transputer) data bus. At both bus interfaces there are 4 8-bit latches. The BigLatch connects the 8 bit wide peripheral data bus P to the 32 bit wide transputer data bus T (see sheet "MSC schematic").

The BigLatch can transfer the data on the T bus to the P bus and vice versa (transparent mode).

The BigLatch can latch the data of one of the busses and later send this data to the other bus (latch mode).

There are the following functions:


If the transputer reads a register in the SCSI or floppy controller, the BigLatch works like a transparent bus driver. The 8 bit output produced by the accessed controller is transmitted fourfold to the four bytes of the transputer bus.

If the transputer writes to a register in the SCSI or floppy controller, the BigLatch works like a transparent bus driver in the other direction. The contents of the bits 0-7 of the transputer data bus are transmitted to the accessed controller. Bits 8-31 are don't-care bits.

The latch facility of the BigLatch is used only during SCSI data transfers, when the SCSI controller works in DBA mode: The data transfer controller converts the read/write cycles of the SCSI controller to direct the data bytes into/out of the BigLatch. The data transfer controller supervises the SCSI data transfer which takes place between the SCSI controller and the BigLatch and the transputer. The transputer on the other side of the BigLatch gets/supplies the SCSI data by normal memory read/writes accesses.

During SCSI DBA (direct buffer access of WD33C93) read the SCSI controller supplies data bitwise. Up to four bytes can be buffered in the BigLatch. The DBA transfer has to wait (under control of the data transfer controller) until the transputer reads out the four stored data bytes in the Biglatch by a single word read access.

During SCSI DBA write the DBA transfer has to wait until the transputer writes a word (i.e. four bytes) into the BigLatch. Then the DBA proceeds: The data transfer controller directs the BigLatch to send the four stored bytes one after the other to the requesting SCSI controller.



8 Bit Latch



Multiplexer 2x8 Bit -> 8 Bit

PARSYTEC GmbH

Size Document Number

A

MSC schematic details

REV

1.1

Date: February 18, 1988 Sheet of



#### 4.2 The data transfer controller

The main purpose of the data transfer controller is to establish highspeed SCSI data transfer:

- By controlling the BigLatch.
- The transputer and the SCSI controller are tightly coupled during high speed data transfer under the control of the data transfer controller.

The data transfer controller operates internally synchronous with respect to the clock of the transputer and the SCSI controller. It operates asynchronous to the floppy controller.

The data transfer controller contains three registers, one state machine, i.e. an automaton, a watch dog timer and 6 user settable flip flops.

The automaton is called **Byte Counter**, which counts how many bytes are written into (during DBA read) or read out (during DBA write) of the BigLatch. It halts DBA transfer or transputer accesses when the BigLatch needs service from the transputer or from the SCSI controller, because it is full or empty.

The automaton is invisible to the programmer and is triggered by transputer and DBA accesses. But the knowledge about it is somewhat helpful in understanding the data transfer controller.


The six flip flops are called PRES, SCSI, READ, DBA, EXTO and DUMMY. For a description see "Overview of OCCAM Address Space".

The state **BigLatch is full/empty** of the Byte Counter Automaton can be polled by the transputer: Bit 5 of the BigLatch Status Register. This enables SCSI data transfer completely under software control in contrast to high speed transfer, where the transputer makes a block move operation between the BigLatch and the memory.

## 5. Programming the MSC Board

### 5.1 Overview of the OCCAM Address Space

The T800/T414 transputer can address 1 Giga-words of 32 bit. In OCCAM the address space ranges from #00000000 to #3FFFFFFF (addresses in present OCCAM-2-Implementation PLACEment as word address):



The addresses of all peripherals except BigLatch are located between #20000000 and #20000050. Each peripheral device (controller, PAL) is accessible through the lowest byte of a word (bits 0-7).

Transputer accesses into unused address areas result in an address error (see bit 1 of "Error Register" and "Error and Analyse").

### Overview of peripheral addresses

Word address	Bits	Function
#20000000	0-7	Ident bytes from Ident PAL (read only)
#20000020	0-5	Error register of Error PAL (read only)
#20000030	0-3	Link reset out register of Reset PAL (write only)
#20000046 controler	4-7	Status register of data transfer  (read only)
#20000046 controler	4-7	Control Register 1 of data transfer  (write only)
#20000047 controler	4-7	Control register 2 of data transfer  (write only)
#20002000 #20003FFF	- 0-31	BigLatch (read/write)

The SCSI and floppy controler share some addresses. They are distinguished by the state of the flip flop SCSI.

————— case flip flop SCSI = 1 —————		
#20000040	0-7	Auxiliary Status Register of SCSI controler (read only)
#20000040	0-7	Address Register of SCSI controler (write only)
#20000041	0-7	Register File of SCSI controler (read/write)

————— case flip flop SCSI = 0 —————

#2000040 controler	0-7	Master Status Register of floppy (read only)
#2000041	0-7	Data Register of floppy controler (read/write)
#2000042	0-7	Control Register of floppy controler (write only)
#2000043	0-7	Operations Register of floppy controler (write only)

A read access to any of the floppy or SCSI controler registers, all of which are byte-wide, results in a word containing 4 identical bytes. E.g. a read of a status register, which contains #13, returns the word #13131313.

#### Ident PAL at #20000000

The Ident PAL works like a byte-wide PROM and is read only. It can be programmed to hold several bytes for identification or other purposes. There is one default value of #5A.

#### Error Register of Error PAL at #20000020

This Register latches the following error conditions:

Bit	Error Condition
0	Cleared if ERROR output of transputer was activated.
1	Cleared if transputer accesses an unused address.
2	Cleared if parity error in byte 0 (i.e. bits 0-7).
3	Cleared if parity error in byte 1 (i.e. bits 8-15).
4	Cleared if parity error in byte 2 (i.e. bits 16-23).
5	Cleared if parity error in byte 3 (i.e. bits 24-31).

After the register is initialized (see below) it monitors the 6 error conditions mentioned above. The register latches the first occurring error condition. At the same time the register will be locked, i.e. error conditions which will come up afterwards will not change the status of the error register.